Skip to content
dronacharya.ai

Texas Instruments

InternshipPlacementAnalogHardware and VLSISoftwareElectricalEmbeddedData and ML

Built from 12 candidate reports with 47 first-hand accounts, covering 2026-27, 2025-26, 2024-25, 2023, 2022, 2021-22, 2020-21, 2019-20.

Hiring process

Roles: Software, ITS Data Intern
  1. 1

    Online test

    Online assessment: aptitude, core CS MCQs, two coding questions
    90 min35 questions+1 correct, -0.25 wrong (MCQs, one account)easy
    SectionQsTopics
    Aptitude12time and work, linear equations, pie charts, averages, series, AP/GP
    Core CS / technical MCQ-OS, DBMS normalisation, trees, BST, computer organisation, HTML/CSS, Linux/Bash
    DSA2sieve and digit matching, string character mapping

    aptitude · OS · DBMS · web basics · primes · string transformation

    Platform differs (TI-run platform vs HirePro; one account cannot recall); duration 1.5 h by two accounts and 2 h by one. Sections timed and one-way. Boilerplate in C++ read only one word of input and had to be replaced by a full-line read.

  2. 2

    Technical interview

    Single technical interview
    Webex / coding pair editor60 min

    projects · React hooks · OOP in C++ · virtual functions · min heap implementation · mirror tree check · zigzag tree traversal · ML metrics · SQL joins · rectangle overlap

    One round, 1 h. Candidate questions followed the resume: web stack, databases, ML (YOLO metrics), OOP. No HR round.

Advice from candidates

254 pieces of advice, in their own words. Names removed.

  • TI shares a document of preparation material that mentions all the topics that are important. That material gives you a very good idea regarding what type of questions can be expected in the test and the interview. Study those topics, and that will be more than enough for acing the interview. They don't expect high-level complex concepts from you. They expect your fundamental concepts to be crystal clear. Some important topics from which questions are frequently asked are: Pipelining and hazards, FIFOs, buffers, memory organisation, Timing analysis, setup hold time, metastability, Karnaugh maps, digital circuits like counters, and reducing circuits.

    general · 2022

  • If online interview, use an iPad; it will be convenient for both you and your interviewer.

    interview · 2022

  • Aptitude round is very easy and you will be able to solve everything with basic presence of mind. Still, for some practice of aptitude questions, you can refer the website "Indiabix".

    test · 2022

  • They are judging your thought process and approach to such problems, not the final solution.

    interview · 2022

Loading the other 250…

Question patterns reported

The kind of problem, not the problem itself. Our practice questions are written to match these patterns.

  • Technicalbuild a 3-input gate using 2:1 muxes
  • Technicalstate machine for stream parity
  • TechnicalFIFO depth across clock domains
  • Technicalclock enabled only on data transition
  • TechnicalVerilog for a D flip-flop
  • Technicalsketch frequency response of RC or op-amp filters
  • Technicalidentify operating region in op-amp plus BJT circuit
  • Technicalsolve a combinational or sequential circuit step by step
  • Onlinecount smaller multiplexers needed to build a larger one
  • Onlinepredict output of a short C snippet
  • Onlinefill missing number in a 3x3 grid
  • Technicalanalyse launch and capture flop circuit for timing violations
  • Technicaldraw circuit from short Verilog with two flops
  • Technicalminimum input tests to detect one faulty gate
  • Technicalbuild a 4-bit multiplier from smaller ones
  • Technicaleffect of overvoltage on a low-rated capacitor
  • Technicaltime-domain response of an RL circuit
  • Technicalwrite a tiny interpreter that parses declarations and prints results
  • Onlinefilter strings by starting vowel with vague statement
  • Technicalrotate an array by k steps, then reduce to constant space
  • Technicalreverse a linked list
  • Technicalsketch output for varied inputs on given RC circuit
  • Technicalfind output resistance using ideal op-amp feedback
  • Technicalcharge redistribution in non-overlapping clock circuit